Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?

[TechView: EDA]

Formal Verification Suite Takes In Wider View Of Designs



David Maliniak  |   ED Online ID #19156  |   June 24, 2008

Article Rating: Not Rated

If there’s ever been a knock on formal verification, it’s the amount of time it takes to do a formal run on a full design. Formal tools can only take in so much design data at a given time, forcing design teams to partition the design for formal analysis. Sure, it’ll find bugs that can’t be found any other way, but it can take quite a while to accomplish.

In the latest revision of its flagship tool, JasperGold, Jasper Design Automation has made strides in capacity that alleviate those concerns. Version 5.0 of the JasperGold Verification System incorporates new core engines that provide for a tenfold speedup compared with earlier versions. This translates into three times more state-space capacity, which is further fueled by a two-times reduction in memory requirements.

Taking in either Verilog or SystemVerilog, JasperGold uses its enhanced capacity to provide improved and interactive designspace exploration or, as Jasper terms it, “tunneling” (see the figure). Whereas traditional formal technologies work within a given state space, or “cone of influence,” JasperGold looks within the state space for the specific logic that matters to the property being proven. Doing so requires tight integration with formal engines, and Version 5.0 has been specifically tooled for that integration.

In addition to its capacity and memory requirement improvements, Version 5.0 of JasperGold can handle SystemVerilog Assertions-like temporal expressions on its command line. This lets users add on-the-fly constraints during simulation without having to quit the tool and reload it.

One-year, time-based licenses range from about $60,000 for the bare-bones JasperGold Express to $217,500 for the fully loaded JasperGold system. The tool is available now.

JASPER DESIGN AUTOMATION
www.jasper-da.com




Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


  • C Tools Accelerate HDV Development On Xilinx FPGAs
  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
  • Design And Verification Move Up In Abstraction
    1) Transportation Guidelines For Lithium Batteries Get Updated
    (2866 views today)
    2) WHITE PAPER: Liquid-Level Monitoring Using a Pressure Sensor
    (453 views today)
    3) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (321 views today)
    4) 1-A Switching Regulators Operate With 96% Efficiency To Replace Linear Regulators
    (306 views today)
    5) Tame Switching Supply Noise While Maintaining Efficiency
    (189 views today)
    ALL TOP 20







    POST YOUR COMMENTS HERE

    Name:

    Email:
    Rate this article:

     less useful more useful 
    1
    2
    3
    4
    5
    Your Comments:

    Enter the text from the image below




    Please refresh the page if you have trouble reading this text.
     
     

    PartFinder

    Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
    GlobalSpec

    PART SEARCH :
    Powered by: GlobalSpec - The Engineering Search Engine
    Sponsored Links

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources