Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?

[TechView: EDA]

Reusable Verification IP Fits Into Overall Automation Planning



David Maliniak  |   ED Online ID #13282  |   September 1, 2006

Article Rating: Not Rated

With its acquisition of Verisity in 2005, Cadence set out on a path toward building an integrated verification methodology that spans the entire design cycle. The latest piece of that puzzle is embodied in a family of verification IP blocks that include an executable verification plan.

The Universal Verification Components (UVCs) drive the management of the verification process. They also automatically calibrate, measure, and report on protocol compliance. Cadence plans to provide UVCs for popular protocols including ARM's AMBA, AHB, and AXI; PCI Express; Ethernet; and USB. Each UVC is pre-verified against the protocol specifications.

The verification plans packaged with the UVCs make the compliance requirements explicit and understandable. Also, they fit into Cadence's strategy of reducing the risk in any verification process. The UVCs are reusable across all phases of the design and verification process.

UVCs fit into Cadence's verification process automation methodology, which makes verification more predictable and productive (see the figure). With each UVC comes an executable verification plan that drives all facets of the process. During planning, users can estimate resource requirements (people and computing), assign tasks, and define coverage goals.

The verification plan is executed using automated test generation, simulation, and when necessary, hardware acceleration and/or emulation. Measuring results after each run provides metrics on coverage achieved and the the overall verification process status in terms of the plan. As a result, objective measurement replaces "gut-feel" progress measurement.

An advanced testbench core in each UVC generates scenarios to exercise the design under test (DUT). It includes assertions to check the protocol and interfaces. A mixed-language interface supports all IEEE-standard languages to drive the verification process and connect to the DUT.

UVCs are already in customer use and will be more broadly available in the third quarter. Contact Cadence for pricing.
Cadence Design Systems
www.cadence.com




Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
  • Design And Verification Move Up In Abstraction
  • Challenges Lurk For 22-nm Physical Implementation
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (243 views today)
    2) 2008 BEST Electronic Design Winners
    (108 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (93 views today)
    4) Efficient DC-To-AC Inverters Charge Equipment Racks
    (82 views today)
    5) 1-A Switching Regulators Operate With 96% Efficiency To Replace Linear Regulators
    (81 views today)
    ALL TOP 20







    POST YOUR COMMENTS HERE

    Name:

    Email:
    Rate this article:

     less useful more useful 
    1
    2
    3
    4
    5
    Your Comments:

    Enter the text from the image below




    Please refresh the page if you have trouble reading this text.
     
     

    PartFinder

    Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
    GlobalSpec

    PART SEARCH :
    Powered by: GlobalSpec - The Engineering Search Engine
    Sponsored Links

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources