Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[TechView: Digital]
North + South = West?

Daniel Harris  |   ED Online ID #14600  |   January 18, 2007


Life is full of funny scenarios, like the two situations where north + south = west. In Silicon Valley, 680 South becomes 280 North, even though you're really headed west. And second, Cypress Semiconductor's West Bridge product line integrates the functionality of traditional North and South bridges.

Of course, the first West Bridge product is named after an actual Bay Area bridge—the Antioch. But unlike its real-world counterpart, Cypress' bridge can never be overloaded with traffic.

Rather, it combines a memory controller hub (northbridge) and I/O controller hub (southbridge) that targets USB devices and keeps the traffic flowing smoothly between the USB, memory, and host processor (see the figure). To "police" the data, Antioch uses what Cypress calls the simultaneous link to independent multimedia (SLIM) architecture.

Cypress developed Antioch because of the excruciating wait in downloading MP3s to cell phones via USB. Currently, downloading 100 MP3s of average size takes an hour. Cyrpess decided that a target of less than five minutes would be much more acceptable. Also, Antioch lets users receive phone calls right in the middle of all that downloading.

The high-speed USB support includes an integrated transceiver that's USB 2.0 compliant at 480 Mbits/s over 16 configurable endpoints. The mass storage interface support includes the latest removable (SDIO/MMC+) and embedded (NAND flash/harddisk drive) devices. Full NAND flash management (error correction code, wear-leveling, and bad block management) also is included.

Antioch provides special cell-phone support features, such as 26- and 19.2-MHz clock inputs and a low-power, 1.8-V core. It comes in a small footprint (6- by 6-mm, 0.5-mm pitch fine-pitch ball-grid array).

The Antioch devices are currently sampling with full production sometime this quarter. Antioch costs less than $4 in 500,000unit quantities.

Cypress Semiconductor
www.cypress.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • C Tools Accelerate HDV Development On Xilinx FPGAs
  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
  • Design And Verification Move Up In Abstraction
    1) Transportation Guidelines For Lithium Batteries Get Updated
    (1171 views today)
    2) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (256 views today)
    3) WHITE PAPER: Liquid-Level Monitoring Using a Pressure Sensor
    (194 views today)
    4) 1-A Switching Regulators Operate With 96% Efficiency To Replace Linear Regulators
    (130 views today)
    5) Precision DC motor speed controller
    (101 views today)
    ALL TOP 20



    Reader Comments

    i need whitepapers from electronic desegn so pls send it to me....

    sharana -February 12, 2007   (Article Rating: )

    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources