Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[TechView: Digital]
Design Tip: Eight SOI Advantages Every Designer Should Exploit

Pierre Fazan  |   ED Online ID #14601  |   January 18, 2007


Silicon-on-insulator (SOI), a semiconductor process technology available today in mass production, offers many advantages to chip designers over traditional generic CMOS:

  1. Speed: Exploiting the floating-body effect of an SOI transistor allows a current drive increase that directly translates to a significant speed improvement.
  2. Power: When using thin silicon, a near ideal subthreshold slope can be achieved in SOI transistors.
  3. Latchup free: With SOI, devices are fully wrapped in an insulator, resulting in near latchup-free circuits.
  4. Radiation hardness: SOI provides a drastic improvement in rad-hard performance based on the reduction in exposed silicon volume.
  5. RF performance: The use of high-resistivity SOI substrates enables crosstalk reduction and the integration of high quality onchip inductors.
  6. High temperature compatibility: As junction leakage is significantly reduced, circuits operating up to 400°C have been reported.
  7. Smart power integration: With the insulation from the SOI stack, high-voltage devices (to 250 V) can be easily integrated without any increase in process complexity.
  8. Embedded memory integration: The SOI floating-body effect can be used to create an ultra-dense DRAM block. These memories offer up to twice the density of embedded DRAM and up to five times the density of SRAM, yet they're fast and consume very little power.

Pierre Fazan is the CTO and VP of engineering of Innovative Silicon Inc. Send your Design Tips to dharris@penton.com.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • C Tools Accelerate HDV Development On Xilinx FPGAs
  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
  • Design And Verification Move Up In Abstraction
    1) Transportation Guidelines For Lithium Batteries Get Updated
    (1156 views today)
    2) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (259 views today)
    3) WHITE PAPER: Liquid-Level Monitoring Using a Pressure Sensor
    (195 views today)
    4) 1-A Switching Regulators Operate With 96% Efficiency To Replace Linear Regulators
    (128 views today)
    5) The Field Of Energy Harvesting Begins To Ripen
    (107 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources