If you are unable to view HTML, click here to view this message in your browser.
EDA Alert e-Newsletter | October 30, 2007
Vote For This Year's Top Stories And Win A T-Shirt
Which Leapfrog and Idea For Design are number one? You be the judge. The ED editors have compiled a list of this year's top 10 most-viewed Leapfrogs and Ideas For Design articles from our publication. Now all that is left is to determine which are number one. On December 3 Electronic Design will launch its third annual Best Electronic Design issue, in which two champion articles will be presented as your favorites. So if you have a particular article that you've held on to throughout the year, or want to see what your fellow EEs are reading the most, click on the link and take a look at this year's best of the best. As a special thank you we will be doing a random drawing of participants, giving away Electronic Design T-shirts to 10 winners.
Bringing Physical Predictability To Logic Design By Jack Erickson, Product Marketing Director (synthesis/logic design) Cadence Design Systems
Historically, wireload models have been inadequate for accurate modeling of wire delays. Furthermore, the inaccuracy worsens with each new process generation. Logic designers see one timing representation of their design, and physical designers see something entirely different. This discontinuity impacts the success of the project in several ways...
Come check out the Hotspots added to our Home Page, filled with all the latest EDA, analog, embedded, and power content from the ED Editors.
.
.
news |
Test And Yield Management Converge
Learning how to improve IC-fabrication yields through analysis of production test can be extremely valuable. The combination of Synopsys' Odyssey design-for-test (DFT) module and its TetraMAX automatic test-pattern generation (ATPG) tool can close the loop on manufacturing test and help ramp yields quickly...
In the latest edition of its Altium Designer suite, Altium has provided support for the LatticeSC and LatticeSCM (collectively, the LatticeSC/M) families of high-performance FPGA devices from Lattice Semiconductor...
Free Calculator Determines ROI On PCB Design Software
Thanks to a free return-on-investment (ROI) calculator, printed-circuit board designers can easily quantify the time and cost benefits associated with using DesignAdvance's CircuitSpace PCB design software...
Critical-Area-Analysis Tool Links With Implementation Platform
On its own critical-area analysis (CAA) is a key indicator of IC yield; it determines the areas of a given design that are most likely to spawn circuit failures. But a link from critical-area analysis back to implementation is even more valuable...
Power Electronics Technology Exhibition & Conference
More technical Content. More exhibits. More teardowns. More of what you need to know to find the right technologies, products and components to integrate into an ever-evolving array of complex applications. From Oct. 30 to Nov. 1, the Power Electronics Technology Exhibition & Conference, held in the Hilton Anatole hotel in Dallas, Texas, will give you the tools to optimize every element of the design process:
An educational program focuses on practical, day-to-day solutions;
A full contingent of suppliers demonstrating their latest innovations in the Exhibit Hall;
And a conference schedule that hits all of the high notes - digital and portable power, power design, conversion and management, magnetics, alternative energy, LED drivers and more.
Send us your Ideas for Design and we'll pay you $150 for every Idea for Design that we publish. In addition, this year's top design as selected by our readers will earn an additional $500, with two runners-up each receiving $250. You can submit your Ideas for Design via e-mail to: dbs@penton.com or, mail your material to:
Ideas for Design Electronic Design 45 Eisenhower Dr., Suite 550 Paramus, NJ 07652
Reprints
