Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Forefront]
Quad SERDES Provides Low-Jitter 2.5-Gbit/s Data Streams

Dave Bursky  |   ED Online ID #1763  |   December 9, 2002


Though the DS25C400 quad serializer/deserializer (SERDES) chip leverages backplanes intended for top data rates of 622 Mbits/s, it can deliver data at rates of 2.125 to 2.5 Gbits/s. All the while, transmit jitter levels are kept to just 0.25 UI and receive differential jitter is kept to 0.5 UI with no equalization and less than 0.75 UI with equalization.

The transmit section of each of the four serial channels includes a low-jitter clock synthesizer, an 8- or 10-bit parallel-to-serial converter with built-in 8b/10b encoder, and a current-mode logic output driver with selectable preemphasis. Each receive section contains an input-limiting amplifier with on-chip termination and selectable equalization levels, a clock/data recovery phase-locked loop, a comma detector, and a serial-to-parallel converter with built-in 8b/10b decoder. Built-in self-test logic lets the chip perform local loopback tests to verify operation.

Due to the SERDES' robust operation, the chip can be used on FR4-based backplanes typically designed to handle 622-Mbit/s low-voltage differential signaling (LVDS) signals. Designers can replace the LVDS circuits with DS25C400s and increase the data rate by a factor of four. Systems like routers, switches, cross connects, and multiplexers can then get performance upgrades without significant redesign. The on-chip preemphasis circuitry helps compensate for intersymbol interference, even when driving cables up to 10 to 20 meters. Also, the configurable equalization lets the receive portion reliably recover data.

The DS25C400 operates over the full -40°C to 85°C industrial temperature range. It consumes less than 2 W, typical, with all channels driving and receiving data at 2.5 Gbits/s. A thermally enhanced 324-ball PBGA package minimizes thermal management and airflow issues. The parallel-bus host interface can tie into 1.8-V SSTL, HSTL, or CMOS logic levels. All interface signals include hot-plug protection and termination resistors.

Samples of the DS25C400 are immediately available. Volume production will start in the first quarter of 2003. In lots of 1000, the chip costs $58.45 each.

National Semiconductor, (408) 721-5000; www.nsc.com.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • In EDA, A Year Of Mergers, Failed And Otherwise
  • 2008 BEST Electronic Design Winners
  • Engineers Rely On Internet For Product Info
  • Rochester Electronics Establishes New Design and Technology Group
  • Custom Sources Light Way To 22-nm IC Lithography
  • Software Turns Scopes Into Vector RF Signal Analyzers
  • Couple’s $15 Million Gift Advances Rice Engineering Education
  • November 7, 2008
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (244 views today)
    2) Consumer Electronics Series: AMD Live! Home Cinema Platform
    (179 views today)
    3) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (164 views today)
    4) Ten Top Design Skills For Tough Times
    (155 views today)
    5) DC-AC inverter targets electroluminescent applications
    (104 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources