Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[TechView: Digital]
Latest SSD Drive Beefs Up Capacity

Daniel Harris  |   ED Online ID #17971  |   January 11, 2008


Some critics say 64 Gbytes won’t cut the hard-disk drive (HDD) mustard. So, Samsung Semiconductor ups the ante to 128 Gbytes with its latest solid-state drive (SSD). Based on multi-level cell (MLC) flash, the drive will be offered 1.8- and 2.5-in. versions for PC and embedded mobile applications.

And the mustard can be cut and tasted rather quickly these days, as the SSD offers a write speed of 70 Mbytes/s and read speeds of 100 Mbytes/s. Samsung accomplished these speeds by using optimized controller technology and efficient flash-management firmware technology.

“Our SSD can be used by the widest range of corporate notebooks, particularly where additional storage is needed beyond what is typical in most business applications,” said Jim Elliott, director, flash memory marketing, Samsung.

At a mere 5 mm, the 1.8-in. version dropped the holiday waistline, making it ideal for mobile consumer applications, whereas the 2.5-in. version targets standard notebook drive bays. The device also features a 3.0-Gbits/s SATA II interface, native command queuing, and spread-spectrum clocking to increase performance. It provides device/host-initiated power management for a power-consumption level of a mere 0.5 W in the active mode as well.

Additionally, the device includes wear-leveling technology and advanced flash management, and it’s rated for a mean time between failures (MTBF) of 1 million hours. Samsung expects to begin mass-producing its 128-Gbyte SSD in the first half of 2008.

Samsung Semiconductor Inc.

www.samsung.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Synopsys Takes The Analog/Mixed-Signal Plunge
  • October 2, 2008
  • Electronic Design Update: October 1, 2008
  • For Checking Software Without Hardware, FPGAs Are The Answer
  • ESL Platform Looks To Solidify Baseband PHY Design Flow
  • September 25, 2008
  • Electronic Design Update: September 24, 2008
  • Tools Take On IC-Package And SiP Design Challenges
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (201 views today)
    2) Efficient DC-To-AC Inverters Charge Equipment Racks
    (87 views today)
    3) Microcontroller-Based Sine-Wave Generator Has Crystal Accuracy
    (78 views today)
    4) VIDEO: Under The Hood Of The Tesla Roadster
    (77 views today)
    5) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (75 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources