Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Embedded in Electronic Design]
Software Directory: OSE Systems OSE RTOS

William Wong  |   ED Online ID #2183  |   May 13, 2002


Direct process-to-process message passing is the hallmark of OSE Systems' RTOS. Its namesake support for processor architectures extends down to the Atmel AVR and scales up to high-end ARM, PowerPC, and MIPS processors. OSE's transparent, interprocessor message-passing system makes the design of distributed, heterogeneous systems much simpler than employing a higher-level protocol system, such as TCP/IP. While OSE works with standard networking protocols, the message-passing system is typically the one employed for interprocess communication. The OSE Gateway support extends this type of message-passing link to other operating systems like Linux, VxWorks, Solaris, and Windows.

OSE's architecture becomes more powerful as the capacity of an instrument is exploited. Memory management units (MMUs) allow processes to be grouped into blocks and segments for protection against rogue or errant applications. Combined with transparent message passing, automatic error handling, and process supervision, the OSE RTOS provides a significant platform for applications that require high reliability. Dynamic reconfiguration makes system design much easier.

While the addition of features increases the RTOS footprint, adding more standard features reduces development time. For example, the TCP/IP package uses BSD sockets. Also, the package includes services such as Web servers, SNMP support, DNS, and Telnet. Plus, there's a wide range of third-party development tools for OSE, like Green Hills' Multi 2000 IDE.

OSE RTOS
CompanyOSE Systems Inc.
Web sitewww.ose.com
Architecture8-, 16-, and 32-bit
Processor familiesOver 40, including DSPs, 68xxx, PC, ARM, PowerPC, MIPS, C16x, Atmel AVR
SchedulingPriority, preemptive
MessagingDirect message passing
ServicesMemory management, timers, queues, semaphores
Device driversYes
File systemYes
Minimum footprint6 kbytes
GraphicsNone
NetworkOSE TCP/IP, third party
DebuggingSerial, JTAG, OSE debugger
TracingYes
RoyaltiesYes
Source codeProvided
LanguagesAssembler, C
OtherOSE Gateway, Web server



Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Automating Analog IP Process Migration
  • C Tools Accelerate HDV Development On Xilinx FPGAs
  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
    1) Transportation Guidelines For Lithium Batteries Get Updated
    (261 views today)
    2) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (236 views today)
    3) The Field Of Energy Harvesting Begins To Ripen
    (112 views today)
    4) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (104 views today)
    5) 2008 BEST Electronic Design Winners
    (100 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources