While current-shunt-monitor ICs like the INA168 can be connected to current-shunt resistors at supply voltages of up to 60 V, the circuit shown in the figure allows current sensing at even higher voltages. This method can be extended to any voltage for which a suitable MOSFET for Q1 can be found.

Zener diode DZ1 regulates the current-shunt monitor's supply voltage. This voltage "floats" relative to the supply voltage. DZ1 is chosen to provide sufficient operating voltage for the combination of IC1 and Q1 over the expected power-supply range (typically 5.1 to 56 V).

First, select R1 to set DZ1's bias current at some value greater than IC1's maximum quiescent current. The INA168 shown is specified at 45 µA maximum. The bias current in DZ1 is approximately 500 µA at 200 V, much greater than IC1's maximum current. (The bias-current value was selected to limit dissipation in R1 to less than 0.1 W.)

Connect a p-channel MOSFET (Q1) as shown to cascode the output current of IC1 down to, or below, ground level. Q1's voltage rating should exceed the difference between the total supply voltage and DZ1 by several volts, because of the upward voltage swing on Q1's source. Select R2, IC1's load resistor, as if IC1 were used alone. This circuit was specifically designed to operate from 160 to 200 V and sense up to 1 A of current at a 1-V full-scale output.

Reprints

Printer-Friendly

Email this Article

RSS

Submit PlanetEE del.icio.us Digg Reddit Newsvine StumbleUpon Netscape Yahoo MyWeb Live Bookmarks Fark  Submit

Font Size

What's This?

Dual-Core Processor Gets Facelift For Multimedia Systems Display/Controller Enhances Popular Load Cells Gate-Drive Optocouplers Outfit Industrial Inverters LVDS Crosspoint Switches, Drivers And Receivers Meet AEC-Q100 RoHS-Compliant Transformers Scrub For Medical Apps Tiny Overvoltage Protectors Pack Negative Polarity Protection

45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix Verification Evolves Into Lean, Mean Bug-Stomping Machines User Advisory Group To Guide Open Verification Methodology’s Evolution DDR3 and DDR2 Memory IP Bolsters SoC Designs PCB Tools Cross-Probe Between Layout And Schematic Constraint-Driven Flow Targets PCB High-Density Interconnects Cadence Abandons Its Bid To Buy Mentor Graphics Model Extractor For CMOS Sports Improved RF/DC Parameters

1) Barbers, Adaptability, And Electric Pickup Trucks (743 views today) 2) Low-Dropout (LDO) Linear Regulators (459 views today) 3) Build A Smart Battery Charger Using A Single-Transistor Circuit (414 views today) 4) SDR Transforms Amateur Radio (226 views today) 5) Easily Convert Decimal Numbers To Their Binary And BCD Formats (222 views today) ALL TOP 20

Reader Comments you better start from the simplest of them all then move on to higher staff.I was just doing my research on my physics practical concerning shunt bregulators etc magyde -October 18, 2005 Very useful article for power electronic designers. A.Krishnan -June 04, 2003
POST YOUR COMMENTS HERE Name: Email:
Your Comments: Enter the text from the image below Please refresh the page if you have trouble reading this text.