Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Ideas For Design]
Quad Video Amp Splits And Buffers An S-Video Signal

James A. Mahoney  |   ED Online ID #3991  |   May 7, 2001


This circuit employs a quad 400-MHz gain-bandwidth, 800-V/µs, low-power, current-feedback amplifier (Fig. 1). It's used to split a single S-video signal input (luminance and chroma) into two buffered S-video signal channels. Each channel can drive 80 mA into standard 75-Ω video cables.

High-valued coupling capacitors are used at the input and outputs of the current feedback amplifiers to prevent loss of low-frequency information. The 10-kΩ resistors on the outputs allow the 470-µF output-coupling capacitors to charge. This reduces spikes when the cables are connected to the amplifier. The amplifiers are biased to prohibit the signal from clipping. R9 and R5 bias U1A and U1B to 4.0 V, while R20 and R16 bias U1C and U1D to 9.2 V. Consequently, the amplified luminance and chroma signals are restricted from running into the supply rails.

The gain for this circuit (and layout) is flat to within ±0.2 dB from 500 kHz to 13 MHz for a unity gain (Fig. 2). The 3-dB point for this circuit (and layout) is 112 MHz. A comparison between the input and output signals of a burst of chroma information revealed virtually no loss of signal fidelity. An input/output comparison of a stepped luminance signal also indicated no fidelity loss. The amplifiers in this circuit draw only 4.6 mA each, making the device an excellent low-power video-distribution amplifier solution.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • 45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix
  • Verification Evolves Into Lean, Mean Bug-Stomping Machines
  • User Advisory Group To Guide Open Verification Methodology’s Evolution
  • DDR3 and DDR2 Memory IP Bolsters SoC Designs
  • PCB Tools Cross-Probe Between Layout And Schematic
  • Constraint-Driven Flow Targets PCB High-Density Interconnects
  • Cadence Abandons Its Bid To Buy Mentor Graphics
  • Model Extractor For CMOS Sports Improved RF/DC Parameters
    1) Barbers, Adaptability, And Electric Pickup Trucks
    (740 views today)
    2) Low-Dropout (LDO) Linear Regulators
    (454 views today)
    3) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (416 views today)
    4) SDR Transforms Amateur Radio
    (230 views today)
    5) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (227 views today)
    ALL TOP 20



    Reader Comments

    amplifire

    ali -March 26, 2007

    What about the supply voltage? Would +12 Vdc be good for V+ and V- to Ground ?

    Thank You

    Anonymous -October 17, 2005

    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Email Newsletter
    Sponsored By:
    Electronic Design UPDATE provides readers with late-breaking news, opinions from industry experts, and timely technology stories. It's a unique opportunity to get your product message in front of engineers, engineering managers, and corporate managers while they're reading about critical information online.

    Enter Email to Subscribe
      

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF RF Design
    Schematics Find Power Products Military Electronics Featured Vendors EE Events Free Design Resources