Author - David Mahashin

Technologies
- Analog
- Communications
- Components
- Digital ICs
- EDA
- Embedded
- Power
- Test
Design Hotspots
- Analog
- Embedded
- Power
- Green Design
Resources
Magazine
eBooks & Whitepapers
Shows
- electronica
- NI Week
- MTT-S
- DAC
- MD&M
- PCIM
- SID
- IEF
- ESC
- CTIA
- APEC
Jobs
More...
- eBooks
- Whitepapers
- Webcasts
- Job Zone
- Newsletters
- Blogs
- Hall of Fame
- RSS
- Subscribe

Click to view this week's ad screen

David Mahashin	Write for Electronic Design
David Mahashin is an application engineer with Cypress’ Memory Products Division, San Jose, Calif. He holds bachelor’s and master’s degrees in electrical engineering from Stanford University, Stanford, Calif. Email address: dim@cypress.com Web site: http://www.cypress.com
1 results found for David Mahashin, displaying items 1 - 1

February 17, 2005 [Design View / Design Solution]
Optimize Timing Margins For Your High-Speed Interface
High-speed digital buses have evolved dramatically over the past decade. Not only are they faster, but they're also changing how systems clock data. To improve data throughput, emerging synchronous digital buses are sending data multiple times per cycle via an array of clocking schemes. This article presents a framework for understanding how source-synchronous clocking can optimize timing margins for high-speed interfaces. Timing budget is the account of timing requirements or...